INTRODUCTION
The cutwidth is a fondamental parameter of graphs which plays an important rôle in the VLSI design [7] , Informally, the cutwidth problem is to find a linear layout of vertices of a graph so that the maximum number of cuts of a line separating consécutive vertices with edges is minimized. The problem is iVP-complete in gênerai but solvable in polynomial time for trees [11] . Very little is known on the exact or even approximate values of cutwidths of spécifie graphs, see e.g. [2, 6, 8] , Barth et al. [1] proved that cutwidths of the n-dimensional shuffle-exchange and the binary de Bruijn graphs are of order 6 (2 n /n). The aim of this note is to extend their resuit for gênerai de Bruijn graphs. More precisely, we show that the cutwidth of the fc-ary n-dimensional de Bruijn graph is 0 (k n + l /n). Our upper bound is essentially based on a new relation between the cutwidth and the area of the VLSI layout of a graph. The relation is interesting itself as it generalizes the known relation between the area and the bisection width of graphs of bounded degrees and holds for arbitrary graphs.
The cutwidth is a special case of the congestion. From reasons which will be clear later, we define the cutwidth through the congestion.
Let Gi = (Vi, Ei) and Let P n be an n-vertex path. Define the cutwidth of G = (V, E), | F | = n as
cw(G) = cg(G, P n ).
We will use also an equivalent définition of the cutwidth. Let <fi : V -• {1, 2, ... , n} be a 1-1 labeling of vertices of G. Define
A related concept is the bisection width of the graph G, denoted by bw (G), and defined as Informatique théorique et Applications/Theoretical Informaties and Applications
The /c-ary n-dimensional de Bruijn digraph B (&, n) consists of k n vertices. Each vertex corresponds to a string u n -\ u n -2 ... ui uo over the alphabet { 0, 1, 2, ... , k -1}. There is a directed edge from a vertex u to a vertex v iff v can be obtained from u by a left shift followed by inserting a letter on the freed place. As the orientation of edges does not influence the cutwidth, from now on we consider the de Bruijn graph obtained from the de Bruijn digraph by omitting orientations. Note that the resulting graph has loops and multiply edges.
We use the Standard model for laying out VLSI circuits [9, 10] . The circuit is viewed as a graph G in which vertices correspond to processing éléments and edges to wires. The graph is then embedded in a two-dimensional grid with unit spacing between horizontal and vertical tracks subject to the following assumptions: (ii) Edges are routed along grid lines with the restriction that no two edges overlap except possibly when crossing perpendicular to each other or when bending. Also, an edge can not be routed over a node it does not connect. The area of two dimensional layout of G is defined as the product of the number of vertical tracks and the number of horizontal tracks that contain a node or a wire segment of the graph. The area of G is denoted by A (G).
UPPER BOUND
Our upper bound is based on a new relation between the area of the VLSI layout of a graph and the cutwidth of the graph. Thompson [9] proved that if A (G) < 4 then
A(G) =
vol. 29, n° 6, 1995 The same resuit for arbitrary graphs without a proof is mentioned in [4] . Another extension of the Thompson's resuit for bounded degree graphs is in [3] . We extend the Thompson 
We can view the layout as an embedding of the graph G into an/ixm mesh M with unit congestion. Further, it is easy to embed the mesh M into the wh-vertex path P with a cutwidth h + 1. Now we use an observation that
We get cw(G) < cg(G, P) < h + 1. Combining this with (1) /n) which is also a lower bound for the cutwidth. D
